Method for increasing the integration level of superconducting electronics circuits, and a resulting circuit

ABSTRACT

A method for increasing the integration level of superconducting electronic circuits, comprising fabricating a series of planarized electrically conductive layers patterned into wiring, separated by planarized insulating layers, with vias communicating between the conductive layers. Contrary to the standard sequence of patterning from the bottom up, the pattern of vias in at least one insulating layer is formed prior to the pattern of wiring in the underlying conductive layer. This enables a reduction in the number of planarization steps, leading to a fabrication process which is faster and more reliable. In a preferred embodiment, the superconductor is niobium and the insulator is silicon dioxide. This method can provide 10 or more wiring layers in a complex integrated circuit, and is compatible with non-planarized circuits placed above the planarized wiring layers.

CROSS REFERENCE TO RELATED APPLICATIONS

The present application is Division of U.S. patent application Ser. No. 14/508,514, filed Oct. 7, 2014, now U.S. Pat. No. 9,741,918, issued Aug. 22, 2017, which is a non-provisional of, and claims benefit of priority under 35 U.S.C. § 119(e) from, U.S. Provisional Patent Application No. 61/887,919, filed Oct. 7, 2013, each of which is expressly incorporated herein by reference in their entirety.

BACKGROUND OF THE INVENTION

Superconducting integrated circuits (ICs) based on Josephson junctions (JJs) are capable of operation with very low power and high speed, orders of magnitude beyond those possible using conventional semiconducting circuits. Recently, superconducting single flux quantum (SFQ) circuits have progressed to even lower power versions with zero-static power dissipation (Mukhanov, U.S. Pat. No. 8,571,614; Herr, U.S. Pat. No. 7,852,106), making them highly competitive for application in next generation energy-efficient computing systems. However, the practical realization of superconducting digital circuits for high-end computing requires a significant increase in circuit complexity and gate density. Conventional SFQ integrated circuit fabrication technology has been proven to deliver SFQ digital ICs with more than 10,000 JJs per die, using a fabrication process with just 4 superconducting niobium (Nb) layers and relatively coarse (1.0 μm) lithography with 1.5-2 μm minimum JJ size, without layer planarization. Further increase in integration density and scale of superconducting ICs requires finer lithography to reduce the size of all circuit components including JJs, vias, thin-film inductors, thin-film resistors, and interconnects. Note that this is a different application than superconducting quantum computing based on similar JJs, for which the required circuit complexity is significantly less, but the operating temperature is much lower (see, e.g., Ladizinsky, US20110089405).

The biggest gain in the IC integration scale can be achieved by adding more superconducting layers using layer planarization, which becomes essential to avoid problems associated with lines over edges. Hinode (U.S. Pat. No. 7,081,417) has demonstrated up to 10 Nb layers with submicron JJ size using planarization based on chemical mechanical polishing (CMP). CMP is generally the rate-limiting step in the overall process, and can also lead to contamination, given that it is a wet process that may generate particulate residues. Another known problem with CMP is that the layer planarization rate may depend on the detailed pattern and scale of the devices in a given layer, and may therefore vary within a layer and between layers. One solution to this problem is to incorporate standard dummy patterns in sparsely populated regions (see, e.g., Chen, U.S. Pat. No. 7,235,424). In contrast, Hinode developed a process without such dummy patterns, but using an inverted mask and etching to create a narrow standard “Caldera” (or crater edge) at all edges. Overall, this creates structures that are largely independent of pattern and scale, permitting control and uniformity of the CMP process.

In order to obtain the greatest increase in circuit density by adding superconducting layers, one needs stackable vias (or plugs) allowing connection between multiple metal layers with minimal parasitic inductance, while not compromising circuit area. This has been a difficult problem requiring the development of special fabrication techniques (e.g., Tolpygo, U.S. Pat. Nos. 8,301,214; 8,437,818).

In general, any fully planarized process requires one step of planarization (using, e.g., CMP) for each patternable layer. For example, consider a basic wiring bi-layer such as that shown in FIG. 25A, comprising a lower wiring layer and an upper insulating layer. The insulating layer must contain holes which are penetrated by conducting vias that can connect the lower wiring layer to other wiring layers above. A standard planarized process would comprise first patterning the metals and insulators in the bottom wiring layer, followed by a first planarization step leading to the intermediate structure in FIG. 25B. This would be followed by depositing and patterning the insulator and metal in the top insulator/via layer, followed by a second planarization step.

The art fails to provide a multi-layer planarization process that requires only a single step of chemical mechanical polishing for each wiring bi-layer.

Planarized superconducting circuit technology is discussed in:

-   Tolpygo, Sergey K., et al. “System and method for providing     multi-conductive layer metallic interconnects for superconducting     integrated circuits.” U.S. Pat. No. 8,437,818. 7 May 2013. -   Tolpygo, Sergey K., et al. “Deep Sub-Micron Stud-Via Technology for     Superconductor VLSI Circuits.” arXiv preprint arXiv: 1309.7505     (2013). -   Kirichenko, Alex F., et al. “Demonstration of an 8×8-bit RSFQ     multi-port register file.” Superconductive Electronics Conference     (ISEC), 2013 IEEE 14th International. IEEE, 2013. -   Berggren, Karl K., et al. “Low T_(c) superconductive circuits     fabricated on 150-mm-diameter wafers using a doubly planarized     Nb/AlO_(x)/Nb process.” Applied Superconductivity, IEEE Transactions     on 9.2 (1999): 3271-3274. -   Satoh, Tetsuro, et al. “Fabrication process of planarized     multi-layer Nb integrated circuits.” Applied Superconductivity, IEEE     Transactions on 15.2 (2005): 78-81. -   Ketchen, M. B., et al. “Sub-μm, planarized, Nb—AlO x-Nb Josephson     process for 125 mm wafers developed in partnership with Si     technology.” Applied physics letters 59.20 (1991): 2609-2611. -   Nagasawa, S., et al. “Development of advanced Nb process for SFQ     circuits.” Physica C: Superconductivity 412 (2004): 1429-1436. -   Nagasawa, S., et al. “New Nb multi-layer fabrication process for     large-scale SFQ circuits.” Physica C: Superconductivity 469.15     (2009): 1578-1584. -   Nagasawa, Shuichi, et al. “Planarized multi-layer fabrication     technology for LTS large-scale SFQ circuits.” Superconductor Science     and Technology 16.12 (2003): 1483. -   Abelson, Lynn A., and George L. Kerber. “Superconductor integrated     circuit fabrication technology.” Proceedings of the IEEE 92.10     (2004): 1517-1533. -   Patel, Vijay, and J. E. Lukens. “Self-shunted Nb/AlO_(x)/Nb     Josephson junctions.” Applied Superconductivity, IEEE Transactions     on 9.2 (1999): 3247-3250. -   Hidaka, M., et al. “Current status and future prospect of the     Nb-based fabrication process for single flux quantum circuits.”     Superconductor Science and Technology 19.3 (2006): S138. -   Sauvageau, J. E., et al. “Superconducting integrated circuit     fabrication with low temperature ECR-based PECVD SiO₂ dielectric     films.” Applied Superconductivity, IEEE Transactions on 5.2 (1995):     2303-2309. -   Castellano, Maria Gabriella, et al. “Characterization of a     fabrication process for the integration of superconducting qubits     and rapid-single-flux-quantum circuits.” Superconductor Science and     Technology 19.8 (2006): 860. -   Okanoue, K. U. M. I., and K. Hamasaki. “Temperature dependence of     the return current in BiSrCaCuO stacks fabricated by     self-planarizing process.” Applied Physics Letters 87 (2005):     252506. -   Ketchen, M., et al. “Octagonal washer DC SQUIDs and integrated     susceptometers fabricated in a planarized sub-μm Nb—AlO_(x)—Nb     technology.” Applied Superconductivity, IEEE Transactions on 3.1     (1993): 1795-1799. -   Hidaka, Mutsuo, et al. “Improvements in fabrication process for     Nb-based single flux quantum circuits in Japan.” IEICE transactions     on electronics 91.3 (2008): 318-324. -   Brock, Darren K., et al. “Retargeting RSFQ cells to a submicron     fabrication process.” Applied Superconductivity, IEEE Transactions     on 11.1 (2001): 369-372. -   Tahara, Shuichi, et al. “Superconducting digital electronics.”     Applied Superconductivity, IEEE Transactions on 11.1 (2001):     463-468. -   Tolpygo, Sergey K., et al. “20 kA/cm² process development for     superconducting integrated circuits with 80 GHz clock frequency.”     IEEE Trans. Appl. Supercond 17.2 (2007): 946-951. -   Bao, Z., et al. “Fabrication of high quality, deep-submicron     Nb/AlO_(x)/Nb Josephson junctions using chemical mechanical     polishing.” Applied Superconductivity, IEEE Transactions on 5.2     (1995): 2731-2734. -   Bhushan, M., R. Rouse, and J. E. Lukens. “Chemical-Mechanical     Polishing in Semidirect Contact Mode.” Journal of the     Electrochemical Society 142.11 (1995): 3845-3851. -   Lichtenberger, A. W., et al. “Fabrication of micron size     Nb/Al-Al₂O₃/Nb junctions with a trilevel resist liftoff process.”     Magnetics, IEEE Transactions on 27.2 (1991): 3168-3171. -   LeDuc, H. G., et al. “Submicron area NbN/MgO/NbN tunnel junctions     for SIS mixer applications.” Magnetics, IEEE Transactions on 27.2     (1991): 3192-3195. -   Satoh, Tetsuro, et al. “Improvement of Fabrication Process for     10-kA/cm² Multi-Layer Nb Integrated Circuits” Applied     Superconductivity, IEEE Transactions on 17.2 (2007): 169-172. -   Bhushan, M., and E. M. Macedo. “Nb/AlO x/Nb trilayer process for the     fabrication of submicron Josephson junctions and low-noise dc     SQUIDs.” Applied physics letters 58.12 (1991): 1323-1325. -   Silver, A., et al. “Development of superconductor electronics     technology for high-end computing.” Superconductor Science and     Technology 16.12 (2003): 1368. -   Akaike, H., et al. “Demonstration of a 120 GHz single-flux-quantum     shift register circuit based on a 10 kA cm⁻² Nb process.”     Superconductor Science and Technology 19.5 (2006): S320. -   Akaike, H., et al. “Design of single flux quantum cells for a     10-Nb-layer process.” Physica C: Superconductivity 469.15 (2009):     1670-1673. -   Numata, Hideaki, and Shuichi Tahara. “Fabrication technology for Nb     integrated circuits.” IEICE transactions on electronics 84.1 (2001):     2-8. -   Dmitriev, Pavel N., et al. “High quality Nb-based tunnel junctions     for high frequency and digital applications.” Applied     Superconductivity, IEEE Transactions on 13.2 (2003): 107-110. -   Chen, W., et al. “Rapid single flux quantum T-flip flop operating up     to 770 GHz.” Applied Superconductivity, IEEE Transactions on 9.2     (1999): 3212-3215. -   Numata, Hideaki, et al. “Fabrication technology for high-density     Josephson integrated circuits using mechanical polishing     planarization.” Applied Superconductivity, IEEE Transactions on 9.2     (1999): 3198-3201. -   Bunyk, P. I., et al. “High-speed single-flux-quantum circuit using     planarized niobium-trilayer Josephson junction technology.” Applied     physics letters 66.5 (1995): 646-648. -   Gallagher, William J., et al. “Planarization of Josephson integrated     circuit.” U.S. Pat. No. 5,055,158. 8 Oct. 1991. -   Dolata, R., et al. “Single-charge devices with ultrasmall Nb/AlO/Nb     trilayer Josephson junctions.” Journal of applied physics 97 (2005):     054501. -   Abelson, Lynn A., et al. “Superconductive multi-chip module process     for high speed digital applications.” Applied Superconductivity,     IEEE Transactions on 7.2 (1997): 2627-2630. -   Chen, Wei, Vijay Patel, and James E. Lukens. “Fabrication of     high-quality Josephson junctions for quantum computation using a     self-aligned process.” Microelectronic engineering 73 (2004):     767-772. -   Hidaka, M.; Nagasawa, S.; Hinode, K.; Satoh, T. “Device Yield in     Nb-Nine-Layer Circuit Fabrication Process”, Applied     Superconductivity, IEEE Transactions on, On page(s): 1100906-1100906     Volume: 23, Issue: 3, June 2013. -   Satoh, T.; Hinode, K.; Nagasawa, S.; Kitagawa, Y.; Hidaka, M.;     Yoshikawa, N.; Akaike, H.; Fujimaki, A.; Takagi, K.; Takagi, N.     “Planarization Process for Fabricating Multi-Layer Nb Integrated     Circuits Incorporating Top Active Layer”, Applied Superconductivity,     IEEE Transactions on, On page(s): 167-170 Volume: 19, Issue: 3, June     2009 -   Kunert, J.; Brandel, O.; Linzen, S.; Wetzstein, O.; Toepfer, H.;     Ortlepp, T.; Meyer, H. “Recent Developments in Superconductor     Digital Electronics Technology at FLUXONICS Foundry”, Applied     Superconductivity, IEEE Transactions on, On page(s): 1101707-1101707     Volume: 23, Issue: 5, October 2013 -   Satoh, T.; Hinode, K.; Nagasawa, S.; Kitagawa, Y.; Hidaka, M.     “Improvement of Fabrication Process for 10-kA/cm² Multi-Layer Nb     Integrated Circuits”, Applied Superconductivity, IEEE Transactions     on, On page(s): 169-172 Volume: 17, Issue: 2, June 2007 -   Nagasawa, S.; Satoh, T.; Hinode, K.; Kitagawa, Y.; Hidaka, M. “Yield     Evaluation of 10-kA/cm² Nb Multi-Layer Fabrication Process Using     Conventional Superconducting RAMs”, Applied Superconductivity, IEEE     Transactions on, On page(s): 177-180 Volume: 17, Issue: 2, June 2007 -   Tanabe, K.; Hidaka, M. “Recent Progress in SFQ Device Technologies     in Japan”, Applied Superconductivity, IEEE Transactions on, On     page(s): 494-499 Volume: 17, Issue: 2, June 2007 -   Maezawa, M.; Ochiai, M.; Kimura, H.; Hirayama, Fuminori; Suzuki, M.     “Design and Operation of RSFQ Cell Library Fabricated by Using a     10-kA/cm² Nb Technology”, Applied Superconductivity, IEEE     Transactions on, On page(s): 500-504 Volume: 17, Issue: 2, June 2007 -   Hidaka, M; Nagasawa, S; Satoh, T; Hinode, K; Kitagawa, Y “Current     status and future prospect of the Nb-based fabrication process for     single flux quantum circuits”, Superconductor Science and     Technology, Volume. 19, Issue. 3, pp. S138, 2006, ISSN: 09532048. -   Akaike, H; Yamada, T; Fujimaki, A; Nagasawa, S; Hinode, K; Satoh, T;     Kitagawa, Y; Hidaka, M “Demonstration of a 120 GHz     single-flux-quantum shift register circuit based on a 10 kA cm² Nb     process”, Superconductor Science and Technology, Volume. 19, Issue.     5, pp. 5320, 2006, ISSN: 09532048. -   Strauch, Frederick; Williams, Carl “Theoretical analysis of perfect     quantum state transfer with superconducting qubits”, Physical Review     B, Volume. 78, Issue. 9, pp. 094516, 2008, ISSN: 10980121. -   Mitamura, Naoki; Naito, Naoto; Akaike, Hiroyuki; Fujimaki, Akira     “Suppression of Magnetic Flux Trapping by Moats formed in NbN Ground     Planes”, Applied Physics Express, Volume. 4, pp. 013102, 2010, ISSN:     18820778. -   Bunyk, Paul I.; Johnson, Mark W.; Hilton, Jeremy P.,     “SUPERCONDUCTING SHIELDING FOR USE WITH AN INTEGRATED CIRCUIT FOR     QUANTUM COMPUTING”, U.S. Pat. No. 8,247,799. -   Bunyk, Paul I.; Johnson, Mark W.; Hilton, Jeremy P.,     “SUPERCONDUCTING SHIELDING FOR USE WITH AN INTEGRATED CIRCUIT FOR     QUANTUM COMPUTING”, U.S. Pat. No. 7,687,938. -   U.S. Pat. Nos. 4,075,756; 4,418,095; 4,437,227; 4,448,800;     4,456,506; 4,904,619; 5,055,158; 5,059,448; 5,063,267; 5,091,162;     5,118,530; 5,173,620; 5,229,360; 5,246,782; 5,246,885; 5,256,636;     5,262,201; 5,291,035; 5,298,875; 5,322,817; 5,326,988; 5,347,086;     5,365,476; 5,388,068; 5,409,777; 5,436,029; 5,476,719; 5,477,061;     5,523,686; 5,529,524; 5,548,181; 5,565,695; 5,587,623; 5,609,925;     5,619,097; 5,625,290; 5,689,087; 5,710,437; 5,730,922; 5,742,459;     5,750,474; 5,753,014; 5,764,567; 5,776,863; 5,786,690; 5,801,393;     5,801,984; 5,818,373; 5,820,923; 5,853,808; 5,912,503; 5,923,970;     6,016,000; 6,023,072; 6,051,440; 6,072,689; 6,110,278; 6,110,392;     6,124,198; 6,157,329; 6,190,998; 6,285,050; 6,306,729; 6,384,423;     6,420,251; 6,429,095; 6,528,814; 6,593,212; 6,600,638; 6,623,355;     6,624,047; 6,642,608; 6,717,845; 6,743,078; 6,777,036; 6,804,146;     6,807,090; 6,807,094; 6,809,959; 6,825,106; 6,849,469; 6,852,167;     6,870,761; 6,911,665; 6,926,921; 6,946,597; 6,967,154; 6,975,533;     6,992,344; 7,042,004; 7,042,035; 7,050,329; 7,064,976; 7,068,535;     7,081,417; 7,106,159; 7,115,218; 7,129,552; 7,142,078; 7,160,577;     7,161,112; 7,166,816; 7,215,570; 7,259,434; 7,269,059; 7,279,732;     7,311,944; 7,319,069; 7,323,348; 7,338,907; 7,339,819; 7,371,698;     7,393,699; 7,396,741; 7,397,060; 7,410,668; 7,456,421; 7,463,512;     7,473,576; 7,476,587; 7,505,310; 7,507,519; 7,510,664; 7,514,367;     7,527,985; 7,534,647; 7,535,035; 7,541,198; 7,541,263; 7,541,558;     7,554,144; 7,554,161; 7,560,337; 7,569,844; 7,595,218; 7,605,079;     7,638,359; 7,642,539; 7,646,570; 7,670,646; 7,682,868; 7,687,938;     7,696,506; 7,697,316; 7,732,003; 7,732,800; 7,741,636; 7,749,854;     7,755,076; 7,759,747; 7,786,461; 7,816,661; 7,820,997; 7,821,747;     7,868,539; 7,870,087; 7,872,291; 7,875,493; 7,879,645; 7,884,342;     7,902,038; 7,932,129; 7,956,344; 7,972,893; 7,984,012; 8,003,410;     8,026,038; 8,032,474; 8,039,392; 8,055,318; 8,062,923; 8,076,242;     8,080,440; 8,106,376; 8,110,456; 8,111,541; 8,114,763; 8,119,020;     8,124,426; 8,124,906; 8,143,150; 8,158,963; 8,168,291; 8,178,388;     8,188,563; 8,189,980; 8,211,833; 8,237,140; 8,237,148; 8,244,662;     8,247,799; 8,253,320; 8,301,214; 8,324,734; 8,330,357; 8,339,030;     8,362,576; 8,383,929; 8,384,060; 8,404,620; 8,437,818; 8,513,637;     and 8,536,566. -   U.S. Pub. Pat. Appln. Nos. 20020055323; 20020068419; 20020148560;     20020197415; 20030194953; 20040056335; 20040061229; 20040071019;     20040081751; 20040151893; 20040159869; 20040206267; 20040222500;     20040266209; 20050042430; 20050058840; 20050121068; 20050123674;     20050149002; 20050149169; 20050182482; 20050191763; 20050197254;     20050237140; 20050240100; 20050244337; 20050261763; 20050267000;     20050278020; 20060030074; 20060073706; 20060097288; 20060138394;     20060142853; 20060162497; 20060165898; 20060165910; 20060166057;     20060255987; 20060264069; 20060270082; 20060284158; 20060286743;     20070108429; 20070131922; 20070138458; 20070155172; 20070158690;     20070161186; 20070173019; 20070176261; 20070194225; 20070241371;     20070259528; 20070278529; 20070281420; 20070285843; 20070298535;     20080023442; 20080060947; 20080096341; 20080106923; 20080116449;     20080135824; 20080138929; 20080138930; 20080138931; 20080150422;     20080173931; 20080192534; 20080203375; 20080217648; 20080218519;     20080246014; 20080247224; 20080258126; 20080259672; 20080266940;     20080277766; 20090008632; 20090014706; 20090032796; 20090042335;     20090079494; 20090098716; 20090101883; 20090102369; 20090104771;     20090189138; 20090230376; 20090230378; 20090236743; 20090239358;     20090295510; 20100012167; 20100012353; 20100068878; 20100133514;     20100178825; 20100207095; 20100216279; 20100221888; 20100237316;     20100279000; 20100297824; 20110012084; 20110024409; 20110057169;     20110060711; 20110076825; 20110079817; 20110089405; 20110124483;     20110136282; 20110163455; 20110168089; 20110174519; 20110186775;     20110207289; 20110238607; 20120000691; 20120012833; 20120012870;     20120012897; 20120133050; 20120164429; 20120263935; 20130043452;     20130076231; 20130082232; 20130083443; 20130096825; 20130196856; and     20130200429.

Each of the foregoing references and patent documents is expressly incorporated herein by reference in its entirety.

SUMMARY OF THE INVENTION

The planarized fabrication process technique of the present technology features pattern-independent interlayer dielectric planarization. This technique allows faster planarization with integrated stackable via-plugs. Further, it can be combined with legacy non-planarized layers above a planarized base. It is further referred to as Rapid Integrated Planarized Process for Layer Extension (RIPPLE).

FIGS. 14-20 show cross-sections (B) and perspective top views (A) of various stages of the planarized process. For compatibility with the Hypres Inc. legacy (non-planarized) 4-layer process, additional wiring layers are provided underneath the ground plane (layer M0), which was the base layer on the wafer in the legacy process. These “underground” layers (Mn1-Mn8 in FIG. 24, where n stands for “negative”) illustrate the extendible nature of RIPPLE.

One embodiment of the process is summarized in FIGS. 14-20, for providing a single extended superconducting layer. This starts with a sputter deposition of a Nb/Al/Nb trilayer (200 nm/10 nm/200 nm film thicknesses), where the top Nb film is used to define via plugs, the bottom for the wiring layer, and Al in between them as an etch stop. Of course, other superconducting materials and etch stop technologies may be employed. The first step is the via (In1) plugs definition done by etching the top niobium layer by using SF₆ chemistry with hard etch stop at the Al layer (FIGS. 14A and 14B). Note that this via is in the upper layer, but is patterned before patterning the wiring in the lower layer, opposite to the standard process.

The next step is removing residual aluminum. This can be accomplished by using either wet-etch or dry-etch process. A reliable wet etch process uses ion-free metal developer at an etch rate of 5 nm/min, while a dry etch can be done either by inductively coupled plasma reactive ion etch (RIE) in chlorine chemistry, or by ion beam milling. Note that the 10 nm of Al left between the two Nb layers in the via does not degrade the superconductivity in the via during circuit operation, since the thin Al is induced into the superconducting state by the Nb on both sides.

The next step is patterning the metallic wires in the lower Nb layer, using pattern Mn1, after the top Nb via has already been defined, completing the reversal of the standard process. There is no planarized intermediate step of the type shown in FIG. 25B.

The next step is a deposition of a 200 nm interlayer dielectric (SiO₂), done with PECVD (FIGS. 16A and 16B) that conformally covers the entire wafer with a 200 nm thick SiO₂. Then, the wafer is patterned with a complementary to the metal pattern (Mn1) mask biased by 0.2-μm for misalignment compensation (Mn1c). The mask has been generated automatically, omitting smaller than 0.6 μm objects. All SiO₂ on top of the metal, except for a narrow (˜0.2 μm) Caldera edge (similar to that in the Hinode process), is etched away in CHF₃/O₂ RIE chemistry. The resulting structure is shown in FIGS. 17A and 17B. Then, the second interlayer dielectric is deposited on the entire wafer (FIGS. 18A and 18B) with its thickness (200 nm) equal to the thickness of the plug layer (top Nb layer of the trilayer deposited during the first step).

In the next step, a mask, In1c, complementary to via mask In1, is used to pattern and remove SiO₂ from the top of via plugs (FIGS. 19A and 19B). After this stage, the wafer is populated with 200-nm-thick by ˜200-nm-wide uniform structures. These pattern-independent structures can be easily removed from the entire wafer by chemical-mechanical planarization. The polishing rate for these structures is 3 times faster than the rate for a blanket film. The final planarized layer and a plugged via are shown in FIGS. 20A and 20B. Even though the CMP step is the only step that doesn't have a direct method of determining the end-point, it has been made reliable by the pattern-independent nature of the technique. Moreover, only one CMP step is needed for defining a wiring layer and via plugs.

This sequence can be repeated for any given number of wiring layers, thus producing reliable fabrication process extension. A key advantage of this approach is that it is fully compatible with all designs made for the legacy 4-layer non-planarized process.

An alternative embodiment of the new process (FIGS. 26A, 26B and 26C) can be achieved without the need for the Al etch-stop layer (and for the steps corresponding to the removal of residual aluminum). The process starts with the deposition of 200 nm niobium thin film followed by via plugs patterning and definition (FIG. 26A). The next step is to deposit a 200-nm thick niobium film by sputtering (FIG. 26B). During this step, the via-plugs will get coated conformally and grow together with the wiring layer. At this stage, the wiring layer is patterned and defined; the resulting structure is shown in FIG. 26C. Then 200 nm PECVD SiO₂ (the same thickness as the wiring layer) is deposited, yielding the same structure as shown in FIGS. 16A and 16B, except for the aluminum. The rest of the process follows the RIPPLE steps described with respect to FIGS. 17-20. The other advantage of this process is the elimination of the additional complementary mask for the via-plugs (In1c). This is possible because the plug area has already been enlarged by the needed misalignment compensation of 200 nm during the deposition of the wiring layer. As a result, the same mask (In1) can be used with a negative resist for etching the interlayer dielectric (ILD) inside the via (as in FIGS. 19A and 19B). In this case also, only a single CMP step is needed for each wiring layer, including the via plug. This alternative embodiment may provide improved reliability and speed by skipping the aluminum etch step.

These are representative examples of the RIPPLE process, and others are also possible. The key is to require only a single CMP step for each wiring bi-layer in a process that can be extended to an arbitrary number of such bi-layers with small stacked vias between them, that can be scaled to arbitrarily small dimensions, while maintaining the possibility of non-planarized layers on top.

It is therefore an object to provide a planarized integrated circuit on a substrate, comprising: at least one planarized layer, and preferably a plurality of planarized layers formed successively on the substrate, each respective layer comprising: an electrically conductive layer; an electrically conductive via layer adjacent to the electrically conductive layer; wherein the electrically conductive via layer adjacent to the electrically conductive layer is patterned into a set of vias which define a set of vertically extending structures which electrically interconnect with conductive structures of an adjacent layer, and the electrically conductive layer is patterned into a set of wires by removal of the surrounding portions of the electrically conductive layer, with the set of vertically extending structures extending above the set of wires; and a planarized insulating layer formed over the set of wires and the set of vias, such that upper portions of the set of vertically extending structures are exposed through the planarized insulating layer.

It is also an object to provide a method of forming a planarized integrated circuit on a substrate, comprising a planarized layer, and preferably a series of successive planarized layers, comprising: forming an electrically conductive layer; forming an electrically conductive via layer; patterning the via layer into a set of vias; after patterning the electrically conductive via layer, patterning the electrically conductive layer into a set of wires, wherein portions where the set of vias coincide in a plane of the planarized layer with the set of wires define vertically extending conductive structures configured to provide a conductive path between the set of wires of the respective layer and a set of wires of an adjacent layer; forming an insulating layer surrounding the set of wires and the set of vias; and planarizing the insulating layer such that portions of the vertically extending structures are exposed and the set of wires is covered.

The electrically conductive layer may be covered with an etch stop layer, and the electrically conductive via layer formed over the etch stop layer, the electrically conductive via layer formed over the etch stop layer being patterned into the set of vias exposing the etch stop layer surrounding the set of vias, and the electrically conductive layer is subsequently patterned into a set of wires by removal of the surrounding portions of the etch stop layer and electrically conductive layer, such that portions of the electrically conductive via layer are exposed through the planarized insulating layer.

The electrically conductive layer and the electrically conductive via layer may each be formed of a cryogenically superconductive material, and the etch stop layer formed of a material susceptible to induced superconductivity by proximity to the cryogenically superconductive material at cryogenic temperatures. The etch stop layer may comprise aluminum.

The electrically conductive layer may alternately be formed over the set of vias formed by patterning the electrically conductive via layer, the electrically conductive layer being patterned into the set of wires superposed on the set of vias, such that portions of the set of wires which overlie the set of vias form tops of the vertically extending structures which are exposed through the planarized insulating layer.

At least one of the electrically conductive layer and the electrically conductive via layer may comprise a niobium-based superconductive material.

The insulating layer may comprise silicon dioxide.

The integrated circuit may further comprise at least one non-planarized circuit layer lying above at least one planarized layer.

The integrated circuit may further comprise at least one Josephson junction formed within a planarized layer or a non-planarized layer formed on top of the planarized layers, electrically connected to the set of wires.

The integrated circuit may further comprise a single-flux-quantum circuit formed within a planarized layer or a non-planarized layer, electrically connected to the set of wires.

A minimum transverse dimension of a conductive wire may be less than 1 micron.

At least one conductive layer may comprise a ground plane.

At least 10 planarized layers may be present.

The method may further comprise depositing the electrically conductive layer on a planarized surface of a preceding layer, forming an etch stop layer on the electrically conductive layer, and forming the electrically conductive via layer over the etch stop layer, wherein the electrically conductive via layer is initially patterned to expose the etch stop layer surrounding the set of vias, and the portions of the etch stop layer and electrically conductive layer surrounding the set of wires are subsequently removed, such that the set of vias comprise the vertically extending structures.

The electrically conductive layer and the electrically conductive via layer may each be independently formed of a cryogenically superconductive material, and the etch stop layer may be formed of a material susceptible to induced superconductivity by proximity to the cryogenically superconductive material at cryogenic temperatures.

The method may further comprise depositing the electrically conductive via layer on a planarized surface of a preceding layer, patterning the electrically conductive via layer to form the set of vias, forming the electrically conductive layer over the formed set of vias, and patterning the electrically conductive layer formed over the set of vias, wherein portions of the electrically conductive layer which are superposed on the set of vias comprise the vertically extending structures.

The planarizing may comprise chemical-mechanical polishing.

The integrated circuit may be formed with a various number of successive planarized layers, e.g., 1, or 2, or 3, or 4, or 5, or 6, or 7, or 8, or 9, or 10, or 11, or 12, or 13, or 14, or 15, or 16, or more successive planarized layers.

At least one of the electrically conductive layer, the electrically conductive via layer, and an optional etch stop layer formed on the electrically conductive layer may be deposited using sputtering. The insulating layer may be deposited by plasma enhanced chemical vapor deposition. At least one of the electrically conductive layer and the electrically conductive via layer may be patterned by reactive ion etching.

The method may further comprise creating narrow peaks around edges of the insulating layer, to provide a pattern-independent planarization of the insulating layer.

The electrically conductive layer and the electrically conductive via layer may each be formed of a cryogenically superconductive material, optionally separated by a layer which is inducible to superconductivity by proximity to cryogenically superconductive material under cryogenic conditions.

A further object provides a planarized integrated circuit having a substrate, comprising at least one planarized layer formed on the substrate, a respective planarized layer comprising:

at least two layers of cryogenically superconductive material, a wiring layer patterned to provide lateral conductive pathways in a plane of a respective layer, and a via layer patterned to provide vertically conductive pathways between adjacent layers, wherein the via layer is patterned prior to the wiring layer such that a respective via comprises a stack of the electrically conductive via layer and the electrically conductive layer to having a height above a surrounding portion of the wiring layer; and

an insulating layer formed over the at least two layers, covering the wiring layer, wherein the insulating layer is planarized to expose an upper portion of the stacks of electrically conductive via layer and the electrically conductive layer.

The electrically conductive via layer and the electrically conductive layer may each be formed of a cryogenically superconducting material, having an optional induced superconductivity layer therebetween, the integrated circuit further comprising a least two Josephson junctions electrically communicating through at least one wiring layer. The Josephson junctions may be formed in different layers, or the same layer, and the layer(s) in which they are formed may be planarized or non-planarized. For example, the Josephson junctions may be formed on an upper set of layers which are non-planarized, formed over a stable of planarized wiring layers, which may include various passive components, such as resistors and inductors, in addition to the set of wires.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a First layer of the Prior Art Hypres Inc. process M0, sputter deposited, dark field mask lithography, SF₆ RIE etched, chemically stripped. Moats and ground pad holes defined;

FIG. 2 shows the Second layer of the Prior Art Hypres Inc. process I0, Ion Beam deposited, dark field mask lithography defining Vias between M1 and M0, etched in CH₄+O₂ mixture, chemically stripped;

FIG. 3 shows the Third layer of the Prior Art Hypres Inc. process Tri-layer in situ sputter deposited Nb/Al/AlOx/Nb, I1C clear field mask lithography defining junctions hard baked photoresist, Anodization, chemically stripped;

FIG. 4 shows the Fourth layer of the Prior Art Hypres Inc. process A1, Anodization ring definition, A1 clear field mask lithography defining Josephson Junctions, Ion Beam milled, chemically stripped;

FIG. 5 shows the fifth layer of the Prior Art Hypres Inc. process M1, base electrode of the tri-layer. M1 clear field mask lithography defining inductances and interconnects by RIE, chemically stripped;

FIG. 6 shows the sixth layer of the Prior Art Hypres Inc. process R2, Sputter deposited molybdenum, clear field mask lithography defining the shunt and bias resistors of the circuit, SF₆ plasma etched, chemically stripped;

FIG. 7 shows the seventh layer of the Prior Art Hypres Inc. process I1B-1 and I1B-2, PECVD deposited, I1B lithography dark field mask defining vias to Junction, resistors and contact pads, etched in CH4+O2 mixture, chemically stripped;

FIG. 8 shows the Eighth layer of the Prior Art Hypres Inc. process M2, sputter deposited niobium, clear field mask lithography defining M2 inductors and interconnects, SF₆ RIE etched, chemically stripped;

FIG. 9 shows the ninth layer of the Prior Art Hypres Inc. process 12, PECVD deposited, dark field mask lithography defining vias to contact pad and M2 wiring, etched in CH4+O2 mixture, chemically stripped;

FIG. 10 shows the tenth layer of the Prior Art Hypres Inc. process M3, sputter deposited niobium, clear field mask lithography defining M3 interconnects, SF₆ RIE etched, chemically stripped;

FIG. 11 shows the eleventh layer of the Prior Art Hypres Inc. process R3, Image reversal lithography using clear field mask defining R3, electron beam evaporated Ti/Pl/Au, Lift-off, chemically cleaned;

FIG. 12 show a layout of a shunted Junction of the Prior Art Hypres Inc. process, connected to bias pad with a bias resistor and grounded through the base electrode of the junction;

FIG. 13 shows the base technology level description of the RIPPLE-7 process according to the present invention, where Mn8 to M0 layers are planarized;

FIGS. 14A and 14B show the xth Superconducting metal layer extension, after plug definition;

FIGS. 15A and 15B show the Al wet etch, Pattern #2, Niobium metal RIE;

FIGS. 16A and 16B show the First Interlayer dielectric (SiO₂) deposition;

FIGS. 17A and 17B show the removal of Interlayer dielectric by Reactive Ion Etch;

FIGS. 18A and 18B show the Second ILD deposition;

FIGS. 19A and 19B show the ILD Planarization by RIE SiO₂ etch;

FIGS. 20A and 20B show Chemical Mechanical Planarization;

FIGS. 21A and 21B show an alternative method (using Anodization);

FIG. 22 shows a prior art 4-layer metal process;

FIG. 23 shows a planarized 6 metal layer process;

FIG. 24 shows RIPPLE-8, a process with 12 superconducting layers, Shielded passive transmission lines, shielded DC power distributions;

FIGS. 25A and 25B show schematic planarized layers according to the Prior Art; and

FIGS. 26A, 26B and 26C show via plugs and underground superconducting wire defined without aluminum etch stop; 26A After the definition of the via-plug; 26B After the deposition of the metal layer; and 26C After the definition of the wiring layer.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 1.0 Prior Art Fabrication Process

The details of a known Hypres Inc. (Elmsford N.Y.) the process flow will be described by following the cross-section of a biased, shunted Josephson junction as it made layer-by-layer. The layout of this is given in FIG. 12, which shows a layout of a shunted Junction connected to a bias pad with a bias resistor and grounded through the base electrode of the junction.

The process starts with a bare 150 mm diameter oxidized silicon wafer by deposition the first Nb metal layer (M0). Of course, other substrates may be used. Typically, the substrate is planarized before the first step, and indeed, may be a planarized circuit formed from preceding manufacturing steps.

The deposition is done in a cryo-pumped chamber to a pressure of about 10⁻⁷ Torr. Magnetron sputtering is used for deposition, where the wafer is scanned under the target at constant speed. Both the scan speed and the chamber pressure are adjusted to get the required film thickness growing without stress. At 3 kW power the wafer is scanned at 20 cm/sec to make a film of thickness 1000 Å for M0 at a stress-free chamber pressure of 17 mTorr. After deposition the Nb thin film is patterned using the M0-mask, a dark field mask and a positive photoresist AZ5214-E IR. The pattern is transferred to the thin film after etching it in end-point-detected SF₆ plasma RIE. Following etching, the resist and etch by-products are stripped and cleared by wet processing. The final cross section after the completion of the first layer is given in FIG. 1 (The figure is to scale with nano-meter scale on the Y-axis and micro-meter scale on the X-axis), shows a First layer—M0, sputter deposited, dark field mask lithography, SF₆ RIE etched, chemically stripped. Moats and ground pad holes are defined.

The following describes the 11 layers of the standard Hypres Inc. (Elmsford N.Y.) legacy (non-planarized) fabrication process, according to a preferred embodiment:

1.1 M0—the First Niobium Superconductor Layer.

The first Niobium superconductor layer is grown to a thickness of 1000 Å±10% and the film's sheet resistance at room temperature is 1.90±0.2Ω/□. In a circuit this layer is used as grounding and most of the return current flows through it. To reduce the effect of ground current induced magnetic field interference to the operation of the circuit, a number of holes and moats are included in this layer. Holes and moats can have a minimum size of 2×2 μm and a bias (0.25±0.25) μm and a minimum spacing of 3 μm between them.

1.2 I0—Interlayer Dielectric Between M0 and M1.

FIG. 2 shows the Second layer I0—Ion Beam deposited, dark field mask lithography defining Vias between M1 and M0, etched in CH₄+O₂ mixture, chemically stripped.

The interlayer dielectric between M0 and M1 is PECVD deposited SiO₂ insulator of thickness 1500 Å±10% with a specific capacitance of 0.277 fF/μm²±20%. Contact to M0 is through I0 vias with a minimum size of 2×2 μm and a bias (0.30±0.25) μm. The alignment tolerance of I0 to M0 is ±0.25 μm.

1.3 I1C—Niobium Superconductor Counter Electrode of the Tri-Layer.

FIG. 3 shows the Third layer—Tri-layer in situ sputter deposited Nb/Al/AlO_(x)/Nb, I1C clear field mask lithography defining junctions hard baked photoresist, Anodization, chemically stripped.

The Niobium superconductor counter electrode of the tri-layer is deposited by magnetron sputtering in a load locked, cryo-pumped chamber with a base pressure of 1×10⁻⁹ T. It is grown to a thickness of 500 Å±10%. Junctions are defined in this layer by using a Clearfield mask I1C. The alignment tolerance of I1C to M0 and/or I0 is ±0.25 μm. After the counter electrode is etched in SF₆ plasma, the wafer is anodized.

1.4 A1—Al₂O₃/Nb₂O₅ Double Layer

FIG. 4 shows the Fourth layer—Al, Anodization ring definition, Al clear field mask lithography defining Josephson Junctions, Ion Beam milled, chemically stripped.

The A1—Al₂O₃/Nb₂O₅ double layer is grown by anodization after RIE of the base electrode by applying a constant voltage of about 28 mV and 700 mA initial current forming a double protecting layer of Al₂O₃ and Nb₂O₅. The thickness of the bi-layer is about 560 Å±10%. After A1 definition the remaining bi-layer surrounds the Josephson junctions by about 0.5 μm. A1 is aligned to I1C with an alignment tolerance of ±0.25 μm.

1.5 M1—Niobium Superconductor Counter Electrode of the Tri-Layer.

FIG. 5 shows the fifth layer—M1, base electrode of the tri-layer. M1 clear field mask lithography defining inductances and interconnects by RIE, chemically stripped.

The Niobium superconductor counter electrode of the tri-layer is deposited by magnetron sputtering in a load locked, cryo-pumped chamber with a base pressure of 1×10⁻⁹ T. It is grown to a thickness of 1500 Å±10% and the film's sheet resistance at room temperature is 1.70±0.2Ω/□. Most circuit inductances are defined in this layer by micro-strip lines with M0 as ground plane and M2 for double ground plane. A specific inductance of 0.487±0.007 pH with a fringing factor of 0.54±0.13 μm. Minimum line width 2 μm and a bias (−0.30±0.25) μm. The alignment tolerance of M1 to M0 and/or I0 is ±0.25 μm.

1.6 R2—Molybdenum Resistor Material.

FIG. 6 shows the sixth layer R2, Sputter deposited molybdenum, clear field mask lithography defining the shunt and bias resistors of the circuit, SF₆ plasma etched, chemically stripped.

The Molybdenum resistor material is deposited by magnetron sputtering in a load locked; cryo-pumped chamber with a base pressure of 1×10⁻⁷ T right after the first part of the I1B1 dielectric is deposited. It is grown to a thickness of 750 Å±10% and the film's sheet resistance at room temperature is 1.95±0.1Ω/□ and is reduced to 1.0±0.1Ω/□ at 4.2 K. Minimum line width allowed is 2 μm and a bias (−0.2±0.25) μm. This bias is corrected on the mask. Shunt and bias resistors are defined in this layer. The alignment tolerance of R2 to I1A is ±0.25 μm.

1.7 I1B—Interlayer Dielectric Between Tri-Layer and R2-I1B1; Tri-Layer and M2-I1B2.

FIG. 7 shows the seventh layer I1B-1 and I1B-2—PECVD deposited, I1B lithography dark field mask defining vias to Junction, resistors and contact pads, etched in CH₄+O₂ mixture, chemically stripped.

I1B1 and I1B2 are PECVD deposited SiO₂ insulator of thickness 2000 Å±20% with a specific capacitance of 0.416 fF/μm²±20%. Contact to M1 and I1A is through I1B vias with a minimum size of 2 μm and a bias (0.20±0.25)μm. The alignment tolerance of I1B to I1A is ±0.1 μm.

1.8 M2—Niobium Superconductor Material.

FIG. 8 shows the Eighth layer—M2, sputter deposited niobium, clear field mask lithography defining M2 inductors and interconnects, SF₆ RIE etched, chemically stripped.

The Niobium superconductor material is deposited by magnetron sputtering in a load locked, cryo-pumped chamber with a base pressure of 1×10⁻⁷ T. It is grown to a thickness of 3000 Å±10% and the film's sheet resistance at room temperature is 1.60 Ω/□±10%. Minimum line width 2 μm and a minimum gap between lines of 2.5 μm and a bias of (−0.5±0.25) μm. The alignment tolerance of M2 to I1B is ±0.25 μm. This layer is mainly used for wiring, as an inductor with M0 as a ground plane and M3 for double ground plane. A specific inductance of 0.67±0.01 pH/□ and Josephson penetration and a fringing factor of 0.98±0.19 μm.

1.9 I2—Interlayer Dielectric Between M2 and M3.

FIG. 9 shows the ninth layer I2—PECVD deposited, dark field mask lithography defining vias to contact pad and M2 wiring, etched in CH₄+O₂ mixture, chemically stripped.

The interlayer dielectric between M2 and M3 is PECVD deposited SiO₂ insulator of thickness 5000 Å±10% with a specific capacitance of 0.08 fF/μm²±20%. Contact to M2 is through I2 vias with a minimum size of 2×2 μm and a bias (0.20±0.25) μm. The alignment tolerance of I2 to M2 is ±0.25 μm.

1.10 M3—Niobium Superconductor Material.

FIG. 10 shows the tenth layer—M3, sputter deposited niobium, clear field mask lithography defining M3 interconnects, SF₆ RIE etched, chemically stripped.

The Niobium superconductor material layer is deposited by magnetron sputtering in a load locked, cryo-pumped chamber with a base pressure of 1×10⁻⁷ T. It is grown to a thickness of 6000 Å±10% and the film's sheet resistance at room temperature is 0.60 Ω/□±10%. Minimum line width 2 μm and a minimum gap between lines of 2.5 μm and a bias of (−0.75±0.25) μm. The alignment tolerance of M3 to 12 is ±0.5 μm. This layer is mainly used for wiring and as an inductor with M0 as a ground plane. A specific inductance of 1.26±0.02 pH/□ and a fringing factor of 1.9±0.1 μm.

1.11 R3—Titanium/Palladium/Gold (Ti/Pl/Au) Resistor Material.

FIG. 11 shows the eleventh layer—R3, Image reversal lithography using clear field mask defining R3, electron beam evaporated Ti/Pl/Au, Lift-off, chemically cleaned.

The Titanium/Palladium/Gold (Ti/Pl/Au) resistor material is deposited by electron beam evaporation in a cryo-pumped chamber with a base pressure of 1×10⁻⁷ T. It is grown to a thickness of (300/1000/2000 Å)±10% and the film's sheet resistance at room temperature is 0.23±0.05Ω/□ and is reduce to 0.15±0.05Ω/□ at 4.2 K. Minimum line width 2 μm. Contact pads are defined in this layer. The alignment tolerance of R3 to M3 is ±0.5 μm.

2 Rapid Planarized Process for Layer Extension (RIPPLE)

The RIPPLE process described below represents one embodiment of the new process for extending prior superconducting fabrication processes.

The Acronym RIPPLE stands for:

Rapid: One deposition and CMP less (˜20% less time per layer)

Integrated: to the current standard process, by adding new wiring layers under the ground plane of the old 4-layer Process

Planarization

Process: Modified “Caldera” process (K. Hinode, et al., Physica C 412-414 (2004) 1437-1441)

Layer

Extension: Easily extendible 4+n, (n=2 has been successfully demonstrated)

All the new superconducting metal layers labeled Mn1, Mn2, Mn3 . . . are placed below the ground plane of the current process—M0. The interconnect between the layers is done through Plugs labeled In1, In2, In3 . . . . The Mnx/Inx duo is deposited at one go with a thin layer of Aluminum separating them. Although Aluminum is not superconducting at 4.2 K, the sub-nanometer thickness renders it superconducting because of the proximity effect. Once the thin film deposition of the now three layers (Mnx-Al-Inx) is done and the both the Plug and superconducting metal layer are defined through a fabrication process that involves: photolithography and reactive ion etch of the Plug; wet chemical or ion beam milling of the Aluminum; photolithography and reactive ion etch of the superconducting metal layer. The respective interlayer dielectric are deposited and partially planarized by photolithography followed by reactive ion etch. By design the photolithography is done in such a way that it leaves a rim of dielectric (20 nm wide) on the perimeter of the superconducting metal and its plug. This insures a uniform dielectric roughness throughout enabling the next process to be pattern independent. The chemical mechanical polishing is thus pattern independent and hence very uniform across the entire wafer. The technology level based on the integration level is now as follows:

1) RIPPLE-0 A process where the M0 ground plane of the legacy process is planarized with 4 superconducting layers.

2) RIPPLE-1 A process where Mn1 to M0 layers are planarized with 5 superconducting metal layers.

3) RIPPLE-2 A process where Mn2 to M0 layers are planarized with 6 superconducting metal layers.

4) RIPPLE-4 A process where Mn4 to M0 layers are planarized with 8 superconducting metal layers.

5) RIPPLE-6 A process where Mn6 to M0 layers are planarized with 10 superconducting metal layers.

6) RIPPLE-8 A process where Mn8 to M0 layers are planarized with 12 superconducting metal layers

A RIPPLE-7 process where Mn8 to M0 layers are planarized is illustrated in FIG. 13, which shows the base technology level description.

2.1 Advantages of Ripple

1) Rapid: It is estimated that it is 20% faster than a process that would could accomplish similar results by processing one layer at a time, for example CALDERA process. See, Fourie, Coenrad; Xizhu Peng; Takahashi, Akitomo; Yoshikawa, Nobuyuki, “Modeling and calibration of ADP process for inductance calculation with InductEx,” Superconductive Electronics Conference (ISEC), 2013 IEEE 14th International, vol., no., pp. 1, 3, 7-11 Jul. 2013, doi: 10.1109/ISEC.2013.6604270, expressly incorporated herein by reference. This is because the superconducting wiring layer and the plug that connects it to the subsequent layer are processed in parallel.

2) Easily to implement and increase the integration level of superconducting electronic circuits. All the new layers are “underground layers” with no effect to the layers on the top. They are underground because they go under the M0 layer of the legacy process which is mainly used for grounding.

3) The Chemical Mechanical polishing part of the process has been optimized and made easy to implement by rendering it pattern independent.

4) Easily extendible, Since they same basic process is used to define all the underground layers, as a result it is easy to accommodate designs that require more layers.

5) It can be adopted to define self-aligned Josephson junctions

2.2 Ripple Process Details:

2.2.1 Mnx/Inx—Superconducting Metal Layer and Plugs Deposition (Nb—Al—Nb)

This is the first step in increasing the integration level of superconducting electronics circuits. The Niobium-Aluminum-Niobium trilayer is deposited by magnetron sputtering in a load locked, cryo-pumped chamber with a base pressure of 1×10⁻⁷ T. The Niobium metal layer are grown to a thickness of 2000 Å±10% each with a 100 Å±10% Aluminum in between. The film's sheet resistance at room temperature is 0.54Ω/□±10%. Minimum line width 0.8 μm and a minimum gap between lines of 0.5 μm and a bias of (−0.20±0.20) μm. This layer can be used for wiring interconnects, passive transmission lines and inductors.

2.2.1.1 Pattern Inx (“Plugs”), Reactive Ion Etch (Al as an Etch-Stop)

FIGS. 14A and 14B show the x^(th) superconducting metal layer extension, after the plug definition.

After deposition of the tri-layer, the first step is to pattern the Plug as illustrated in FIG. 14A, which is a 3D aerial view showing two of the defined Plugs, while FIG. 14B is a cross-sectional view zooming into one of the plugs. Etching of metal and dielectric is done in two Reactive Ion Etching (RIE) systems. The first one is an RIE system with fluorine based chemistries (SF₆, CHF₃, CF₄) and the second one is an inductively-coupled plasma (ICP) etch system equipped with both flouring and chlorine-based chemistries (Cl₂, BCl₃). RIE is a preferred method of etching as it is very anisotropic with high selectivity. For niobium etch the most commonly used are fluorine-based plasmas, e.g., SF₆ plasma. The typical etch parameter are an SF₆ gas flowing at 20 sccm in a chamber pressurized to 2 Pascal and plasma sustained with an RF power of 45.

2.2.1.2 Al Removal (Wet Etch or Anodization/Mill)

The next step is to remove the aluminum etch stop either by means of wet etch, anodization or milling.

2.2.2 Pattern #2—Mnx, Reactive Ion Etch

FIGS. 15A and 15B show the Al wet etch, Pattern #2, Niobium metal RIE.

Then photolithography is done to define the Mnx superconducting metal layer, as illustrated in FIG. 15A, shows a 3D aerial view showing two of the defined Mnx metals with their respective plugs while FIG. 15B shows a cross-sectional view. The reactive ion etch is done the same manner as the plug.

2.2.3 First Interlayer Dielectric (SiO₂) Deposition (PECVD)

FIGS. 16A and 16B show the First Interlayer dielectric (SiO2) deposition.

Then SiO₂ interlayer dielectric is a plasma enhanced chemical vapor deposition (PECVD) layer formed having a thickness equal to Mnx of 2000 Å±10% with a specific capacitance of 0.24 fF/μm²±20%. The resulting profile is illustrated in FIG. 16A.

2.2.3.1 Pattern #2 (with 0.2-um Bias) SiO₂ Planarization (RIE)

FIGS. 17A and 17B show the removal of Interlayer dielectric by Reactive Ion Etch.

The respective interlayer dielectric are deposited and partially planarized by photolithography followed by reactive ion etch. By design the photolithography is done in such a way that it leaves a rim of dielectric (20 nm wide) on the perimeter of the superconducting metal and its plug. All dielectric layers are etched in a CHF₃ and O₂ plasma, 8 sccm of O₂ and 45 sccm of CHF₃ is flown into the chamber held at a pressure of 13.33 Pa. Etching is done at 150 W RF power and the temperature on the back of the wafer is kept controlled by a chiller set to about 11° C. The resulting cross section is shown in FIG. 17A.

2.2.4 SiO₂ Deposition (PECVD)

FIGS. 18A and 18B show the Second ILD deposition.

Then SiO₂ interlayer dielectric is plasma enhance chemical vapor deposited (PECVD) thickness equal to Inx of 2000 Å±10% with a specific capacitance of 0.24 fF/μm²±20%. The resulting profile is illustrated in FIG. 18A.

2.2.4.1 Pattern #1 (with 0.2-um Bias), SiO₂ Planarization (RIE)

FIGS. 19A and 19B show the ILD (interlayer dielectric) Planarization by RIE SiO₂ etch.

Then photolithography is done in the same manner as pattern #1, the reactive ion etch is done in the same manner as the pattern #1, resulting in features illustrated in FIG. 19A, which shows a 3D aerial view with two of the defined Mnx metals and their respective plugs while FIG. 19B shows a cross-sectional view.

2.2.5 SiO₂ Planarization (CMP)

FIGS. 20A and 20B show Chemical Mechanical Polishing Planarization.

The final, but not the least step is one that takes care of the residual interlayer dielectric on the perimeter of the metals and the plugs by chemical mechanical polishing, resulting in a structure illustrated in FIGS. 21A and 21B, which show an alternative approach to Chemical Mechanical Polishing Planarization as shown in FIGS. 20A and 20B, of achieving the same planarized metal with a plug, but the only difference being the aluminum layer that is used as an etch stop is not removed instead is anodized and kept as part of the interlayer dielectric.

FIG. 22 shows a prior art 4-layer metal process, which is not planarized, and thus has a varying topography between each layer.

FIG. 23 shows a planarized 6 metal layer process, in which lower interconnection layers have planarized topography, while the upper layers above the ground plane (magnetic shielding layer between interconnect layers and Josephson junction trilayer) are non-planar.

FIG. 24 shows a RIPPLE-8 process integrated circuit device having 12 superconducting layers (8 planarized and 4 non-planarized), shielded passive transmission lines, and shielded DC power distributions below the ground plane, and 4-layer traditional non-planarized active superconducting circuitry above the ground plane.

FIG. 25A shows a simplified picture of a completed planarized conducting layer and insulating overlayer, with the patterned wiring and via labeled. A planarized intermediate structure according to the prior art is shown in FIG. 25B. According to the prior art, two planarization steps (produced by, e.g., CMP) are therefore required to produce FIG. 25A. In contrast, in the RIPPLE process as described, the intermediate structure of FIG. 25B is never present, but a final structure that is functionally equivalent to FIG. 25A is obtained using only a single planarization step (produced by CMP). This corresponds to a fabrication process that is faster and more reliable.

3. Alternative Embodiment of RIPPLE Process

The RIPPLE process above starts with deposition of a Nb/Al/Nb trilayer, where the Al act as an etch stop. This, of course, requires later steps for the removal of this etch stop layer. An alternative embodiment of the process is also presented in FIGS. 26A, 26B, and 26C, without the need for such an etch stop or associated Al removal. The process starts with the deposition of a single 200 nm niobium thin film followed by via plugs patterning and definition (FIG. 26A). The next step is to deposit a second 200-nm thick niobium film by sputtering (FIG. 26B). During this step, the via-plugs will get coated conformally and grow together with the wiring layer. At this stage, the wiring layer is patterned and defined; the resulting structure is shown in FIG. 26C. Then 200 nm silicon dioxide (the same thickness as the wiring layer) is deposited, yielding the same structure as shown in FIGS. 16A and 16B, except for the aluminum. The rest of the process follows the RIPPLE steps described with respect to FIGS. 17-20. In this case also, only a single CMP step is needed for each wiring layer, including the via plug. This alternative embodiment may provide improved reliability and speed by skipping the aluminum etch step.

These are representative examples of the RIPPLE process, and others are also possible. The key is to pattern the vias before the wiring, which requires only a single CMP step for each wiring bi-layer in a process that can be extended to an arbitrary number of such bi-layers with small stacked vias between them.

The above description of illustrated embodiments is not intended to be exhaustive or to limit the embodiments to the precise forms disclosed. Although specific embodiments and examples are described herein for illustrative purposes, various equivalent modifications can be made without departing from the spirit and scope of the disclosure, as will be recognized by those skilled in the relevant art. The teachings provided herein of the various embodiments can be applied to other electronic systems, methods and apparatus, not necessarily the exemplary electronic systems, methods and apparatus generally described above.

As will be apparent to those skilled in the art, the various embodiments described above can be combined to provide further embodiments. Aspects of the present systems, methods and apparatus can be modified, if necessary, to employ systems, methods, apparatus and concepts of the various patents, applications and publications to provide yet further embodiments of the invention. For example, the various systems, methods and apparatus may include a different number of metal or dielectric layers than set out in the illustrated embodiments, such as three or more metal layers and two or more insulating dielectric layers alternating with the metal layers, the layers may be disposed in a different order or area, or the embodiments may omit some elements, and/or employ additional elements.

All of the U.S. patents, U.S. patent application publications, U.S. patent applications, referred to in this specification are incorporated herein by reference, in their entirety and for all purposes. Aspects of the embodiments can be modified, if necessary, to employ systems, circuits and concepts of the various patents, applications and publications to provide yet further embodiments.

These and other changes can be made to the present systems, methods and apparatus in light of the above description. In general, in the following claims, the terms used should not be construed to limit the invention to the specific embodiments disclosed in the specification and the claims, but should be construed to include all possible embodiments along with the full scope of equivalents to which such claims are entitled. Accordingly, the invention is not limited by the disclosure, but instead its scope is to be determined entirely by the following claims. 

What is claimed is:
 1. A method of forming a planarized integrated circuit on a substrate, comprising a series of successive planarized layers, comprising: defining a first layer, comprising a first electrically conductive layer, and a second electrically conductive layer on the first electrically conductive layer, by: patterning the second electrically conductive layer into a first set of solid vias extending vertically above the first electrically conductive layer, and the first electrically conductive layer into a first set of wires; depositing a first dielectric over the patterned the first set of solid vias and the first set of wires; etching the deposited first dielectric to produce first Caldera edges over tops of the first set of solid vias as well as dummy patterns over other regions, to create a raised pattern of edges, to permit chemical mechanical polishing in a manner controlled independent of a pattern of the first set of solid vias; and planarizing the first Caldera edges and the dummy patterns using chemical mechanical polishing to expose the tops of the first set of solid vias surrounded by the first dielectric; defining a second layer, comprising a third electrically conductive layer, and a fourth electrically conductive layer on the third electrically conductive layer, by: patterning the fourth electrically conductive layer into a second set of solid vias extending vertically above the third electrically conductive layer, and the third electrically conductive layer into a second set of wires, wherein at least a portion of the second set of solid vias are stacked over a portion of the first set of solid vias to provide a vertically conductive pathway having uniform solid via sizes in the first layer and the second layer; depositing a second dielectric over the patterned the second set of solid vias and the second set of wires; etching the deposited second dielectric to produce at least second Caldera edges over tops of the second set of solid vias; and planarizing the second Caldera edges to expose the tops of the set of solid vias surrounded by dielectric.
 2. The method according to claim 1, further comprising depositing an etch stop layer between the first electrically conductive layer and second electrically conductive layer.
 3. The method according to claim 2, wherein the second electrically conductive layer is patterned into the first set of solid vias before the first electrically conductive layer is patterned into the first set of wires.
 4. The method according to claim 1, wherein the first electrically conductive layer and second electrically conductive layer are in direct contact.
 5. The method according to claim 4, wherein the first electrically conductive layer is patterned into the first set of wires before the second electrically conductive layer is deposited.
 6. A method of forming a planarized integrated circuit on a substrate, comprising: providing a stack of at least two planarized layers, formed successively on the substrate, each respective layer comprising: a first electrically conductive layer, patterned into a set of solid via plugs which define a set of solid vertically extending structures which electrically interconnect with conductive structures of an adjacent overlying layer; a second electrically conductive layer, patterned into a set of wires by removal of portions of the electrically conductive layer surrounding the set of wires, with the set of solid vertically extending structures extending above the set of wires, wherein at least a portion of the set of wires of one layer is in electrical contact with a portion of the set of solid via plugs of a preceding layer, and having a portion of the set of solid via plugs of the one layer overlying a portion of the set of solid via plugs of the preceding layer; depositing a dielectric layer over the set of solid via plugs and the set of wires; patterning the dielectric layer by an anisotropic etch process etching, to provide a nonplanar raised Caldera pattern surrounding edges of the set of via plugs and a dummy pattern of raised edges over other regions; chemical mechanical polishing the nonplanar raised Caldera pattern surrounding edges of the set of via plugs and the dummy pattern of raised edges over other regions to planarize the respective layer, with upper surfaces of the set of solid via plugs exposed, wherein the nonplanar raised Caldera pattern surrounding edges of the set of via plugs and the dummy pattern of raised edges over other regions permit the chemical mechanical polishing to proceed in a manner controlled independent of a pattern of the set of solid via plugs.
 7. The method according to claim 6, wherein the raised Caldera pattern is formed by a complementary-to-the-metal-mask pattern mask biased for misalignment compensation, and reactive ion etching.
 8. The method according to claim 6, wherein the first electrically conductive layer and the second first electrically conductive layer each comprise a niobium-based superconductive material.
 9. The method according to claim 6, wherein the dielectric layer comprises silicon dioxide.
 10. The method according to claim 6, further comprising at least one non-planarized layer lying above the stack of the at least two planarized layers.
 11. The method according to claim 6, further comprising at least one Josephson junction formed within a respective planarized layer, electrically connected to the set of wires, configured as part of a single-flux-quantum circuit.
 12. The method according to claim 6, wherein a minimum transverse dimension of the set of wires is less than 1 micron.
 13. The method according to claim 6, wherein stack of at least two planarized layers comprises a stack of at least ten planarized layers.
 14. The method according to claim 6, wherein the at least one electrically conductive layer is formed by plasma-enhanced, chemical vapor deposition.
 15. The method according to claim 6, wherein at least one electrically conductive layer is formed by sputtering.
 16. The method according to claim 6, wherein at least one electrically conductive layer is patterned by reactive ion etching.
 17. A method of forming a planarized integrated circuit on a substrate, comprising a series of successive planarized layers, comprising: forming an electrically conductive wiring layer; forming an electrically conductive via layer; patterning the electrically conductive via layer into a set of solid vias; after patterning the electrically conductive via layer, patterning the electrically conductive wiring layer into a set of wires, wherein portions where the set of solid vias coincide in a plane of the planarized layer with the set of wires define vertically extending conductive solid structures configured to provide a conductive path between the set of wires of the respective layer and a set of wires of an adjacent layer; forming an insulating layer surrounding the set of wires and the set of vias; etching the insulating layer to produce first Caldera edges over tops of the set of vias as well as dummy patterns over other regions, to create a raised pattern of edges, to permit chemical mechanical polishing in a manner controlled independent of a pattern of the set of vias; and planarizing the Caldera edges and the dummy patterns of the insulating layer using chemical mechanical polishing, such that portions of the tops of the vertically extending solid structures are exposed surrounded by the planarized insulating layer substantially dependence on the pattern of the set of vias, and the set of wires is covered.
 18. The method to claim 17, further comprising depositing the electrically conductive wiring layer on a planarized surface of a preceding layer, forming an etch stop layer on the electrically conductive wiring layer, and forming the electrically conductive via layer over the etch stop layer, wherein the electrically conductive via layer is initially patterned to expose the etch stop layer surrounding the set of vias, and the portions of the etch stop layer and electrically conductive wiring layer surrounding the set of wires are subsequently removed, such that the set of solid vias comprise the vertically extending solid structures.
 19. The method circuit of claim 17, wherein the electrically conductive wiring layer and the electrically conductive via layer are each formed of a cryogenically superconductive material, and the etch stop layer is formed of a material susceptible to induced superconductivity by proximity to the cryogenically superconductive material at cryogenic temperatures.
 20. The method of claim 17, wherein the dummy patterns comprise a pattern of narrow peaks extending above a remainder of the insulating layer. 